| 瑭崇窗(x矛)鍙冩暩(sh霉) | |||
|---|---|---|---|
| 鍝佺墝 | 鎭掔垗 | 鍨嬭櫉 | CX32L003F8P6T |
| 灏佽褰㈠紡 | TSOP | 灏�(d菐o)闆婚鍨� | 鍏朵粬 |
| 灏佽澶栧舰 | 鍏朵粬 | 闆嗘垚搴� | 鍏朵粬 |
| 鍔犲伐瀹氬埗 | 鍚� | ||
CX32L003鏄竴娆惧収(n猫i)宓�32浣岮RM® Cortex®-M0+鍏�(n猫i)鏍哥殑瓒呬綆鍔熻€�銆丩ow Pin Count鍜屽闆诲宸ヤ綔鑼冨湇(2.5V锝�5.5V)鐨勫井鎺у埗鍣�锛岄亱(y霉n)琛�鍙珮閬�(d谩)24MHz锛屽収(n猫i)缃�32K/64K瀛楃瘈(ji茅)鐨勫祵鍏ュ紡Flash锛�4K瀛楃瘈(ji茅)鐨凷RAM锛岄泦鎴愪簡12浣�1Msps楂樼簿搴AR鍨婣DC銆丷TC銆佹瘮杓冨櫒銆佸璺疷ART銆丼PI銆両2C鍜孭WM绛夎睈瀵岀殑澶栬ō(sh猫)鎺ュ彛锛屽叿鏈夐珮鏁村悎搴︺€侀珮鎶楀共鎿�銆侀珮鍙潬鎬х殑鐗归粸(di菐n)銆� CX32L003绯诲垪鍏锋湁瀵浕澹撳伐浣滆寖鍦嶃€佷綆鍔熻€�銆佷綆寰呮(j墨)闆绘祦銆侀珮闆嗘垚搴﹀瑷�(sh猫)銆侀珮鎿嶄綔鏁堢巼銆佸揩閫熷枤閱掑強楂樻€у児(ji脿)姣旂瓑鍎�(y艒u)鍕�锛屽唬娉涢仼鐢ㄤ簬涓嬪垪鎳�(y墨ng)鐢細灏忓闆�銆佸厖闆诲櫒銆侀仚鎺у櫒銆佺噧?x矛)閳�?b脿o)璀﹀櫒銆佹暩(sh霉)椤〃銆佹韩鎺у櫒銆佽閷勫剙銆侀浕姗�(j墨)椹�(q奴)鍕�銆佹櫤鑳介杸閹�銆佹櫤鑳藉偝鎰熷櫒銆佹櫤鑳藉灞呬互鍙婃櫤鎱у煄甯傜瓑銆�
鐢�(ch菐n)鍝佹弿杩帮細32-bit MCU, up to 64 KB Flash, 4 KB SRAM
鍔熻兘鎻忚堪锛�
鍏�(n猫i)鏍革細ARM® Cortex®-M0+鍏�(n猫i)鏍�锛岄亱(y霉n)琛岄珮閬�(d谩)24MHz
瀛樺劜鍣細32K/64K瀛楃瘈(ji茅)宓屽叆寮廎lash锛屽叿鏈夋摝瀵繚璀�(h霉)鍔熻兘锛�4K瀛楃瘈(ji茅)SRAM
鏅�(sh铆)閻樿垏闆绘簮锛�4璺彲閬告檪(sh铆)閻樻簮锛屾敮鎸佺‖浠舵檪(sh铆)閻樼洠(ji膩n)瑕栵紱闆绘簮绠＄悊锛屽叐绋綆鍔熻€楀伐浣滄ā寮忥細Sleep銆丏eep Sleep Mode锛屼綆闆诲妾㈡脯锛屽彲閰嶇疆鐐轰腑鏂锋垨寰�(f霉)浣�
涓柗锛氬祵濂楀悜閲忎腑鏂锋帶鍒跺櫒(NVIC)鐢ㄤ簬鎺у埗32鍊�(g猫)涓柗婧�锛屾瘡鍊�(g猫)涓柗婧愬彲瑷�(sh猫)缃偤4鍊�(g猫)鍎�(y艒u)鍏堢礆
閫氫俊鎺ュ彛锛歎ART0-UART1妯�(bi膩o)婧�(zh菙n)閫氳▕鎺ュ彛锛涙敮鎸佷綆閫熸檪(sh铆)閻樼殑瓒呬綆鍔熻€桿ART锛汼PI妯�(bi膩o)婧�(zh菙n)閫氳▕鎺ュ彛,楂橀仈(d谩)8Mbps锛�2C妯�(bi膩o)婧�(zh菙n)閫氳▕鎺ュ彛锛屼富妯″紡鏀寔楂橀仈(d谩)1Mbps锛屽緸妯″紡鏀寔楂橀仈(d谩)800Kbps锛汷ne-Wire閫氳▕鎺ュ彛
瀹氭檪(sh铆)鍣�/瑷�(j矛)鏁�(sh霉)鍣細1x16浣嶉珮绱氭帶鍒跺畾鏅�(sh铆)鍣細鏈�4閫氶亾PWM杓稿嚭/杓稿叆鎹曠嵅锛屾敮鎸�3璺簰瑁�(b菙)杓稿嚭锛屼互鍙婃鍗€(q奴)鐢熸垚鍜岀穵鎬ュ仠姝㈠姛鑳�锛�1x16浣嶉€氱敤瀹氭檪(sh铆)鍣�锛屾敮鎸�4璺瘮杓冭几鍑�/杓稿叆鎹曠嵅锛孭WM杓稿嚭锛�1x16浣嶅彲绶ㄧ▼瀹氭檪(sh铆)鍣ㄩ櫍鍒楋紝鏀寔5璺几鍏ユ崟鐛�/姣旇純杓稿嚭锛孭WM杓稿嚭锛�2x16/32浣嶅熀绀�(ch菙)瀹氭檪(sh铆)鍣�/瑷�(j矛)鏁�(sh霉)鍣�锛�1x16浣嶄綆鍔熻€楀畾鏅�(sh铆)鍣�锛涜嚜鍕曞枤閱掑畾鏅�(sh铆)鍣紱绯荤当(t菕ng)绐楀彛鐪嬮杸鐙楀拰鐛�(d煤)绔嬬湅闁€鐙楀畾鏅�(sh铆)鍣�
ADC锛�7閫氶亾12浣�1Msps閲囨ǎ閫熺巼锛�12浣峉AR鍨婣DC
RTC锛氭敮鎸丷TC瑷�(j矛)鏁�(sh霉)(绉�/鍒�/灏忔檪(sh铆))鍙婅惉骞存鍔熻兘(鏃�/鏈�/骞�)锛涙敮鎸侀閳村姛鑳藉瘎瀛樺櫒(绉�/鍒�/灏忔檪(sh铆)/鏃�/鏈�/骞�)锛涙敮鎸丷TC寰濪eep Sleep妯″紡鍠氶啋绯荤当(t菕ng)
宸ヤ綔姊濅欢锛氬闆诲宸ヤ綔鑼冨湇2.5V鑷�5.5V锛涘宸ヤ綔闋荤巼楂橀仈(d谩)24MHz锛涘伐浣滄韩搴︼細-40掳C鑷�+85掳C
16瀛楃瘈(ji茅)鐨勮姱鐗囧敮涓€ID (UID)
闁嬬櫦(f膩)宸ュ叿锛氬叏鍔熻兘鐨勫祵鍏ュ紡瑾�(di脿o)瑭﹁В姹烘柟妗堬紱鍦ㄧ郴绲�(t菕ng)绶ㄧ▼(ISP绶ㄧ▼)鏂规
灏佽褰㈠紡锛歍SSOP20銆丵FN20